EE 109L Review

Name: __Solutions__________________________________
Closed Book / Score: ______

1. Short Answer (16 pts.)
   a. Storing temporary values in (memory / registers) is preferred due to the (increased / decreased) access time.
   
   b. True / False: A circuit whose VOL value is 1 V can successfully communicate a logic '0' to a circuit whose VIL is 0.5 V?
   
   c. A family of circuits have IOH=-2 mA, IOL = 1mA, IIH = -0.2 mA and IIL = 0.25 mA. How many other inputs can a single output be successfully wired to ensure operation in any condition? When outputting logic '1' ten gates (2mA/0.2mA) can be connected but when outputting logic '0' only 4 gates (1mA/0.25mA) can be connected. Thus 4 is the limit.
   
   d. The address bus of a new computer is 38-bits wide, approximately how many bytes of memory and I/O locations can the computer address? Show any work.

   \[ 2^{38} = 2^8 \times 2^{30} = 256 \text{ GB} \]

2. Integer Operations (12 pts). Perform the following hexadecimal operations and state whether OVerflow occurred. *For subtraction, find the complement and add.*

   a.) C 5 A 0
       - 6 8 B E
       \[ \text{signed ov: } \text{y} / \text{n} \]

   \[ \begin{array}{c}
   \text{C 5 A 0} \\
   9 7 4 1 \\
   + \text{1}
   \end{array} \]
   \[ \begin{array}{c}
   \text{5 C E 2}
   \end{array} \]

   b.) F B 4 B
       + 9 F 3 5
       \[ \text{signed ov: y / n} \]

   \[ \begin{array}{c}
   \text{9 A 8 0} \\
   \text{unsigned ov: y / n}
   \end{array} \]

   \[ \begin{array}{c}
   \text{unsigned ov: y / n}
   \end{array} \]
3. Adders

Build a circuit that takes three, 3-bit unsigned numbers, X[2:0], Y[2:0], and Z[2:0], as input and produces an output F = X + 4Y + 4Z. Note: In binary, multiplying by $4_{10} = 100_2$ simply requires appending two 0's to the end of the number just as in decimal, multiplying by 100 just means adding two 0's (i.e. $937*100 = 93700$ in decimal).

a.) How many bits are required for F? (2 pts.)

Max = $7 + 28 + 28 = 63$ => 6-bits

b.) The columns of addition are shown below. Implement the addition using a minimal number of 74LS283 4-bit adders. One has been drawn below. Add more as necessary. (8 pts.)
4. **State Machine Design (Down Counter w/ Restart):** Design a synchronous state machine circuit that implements a 2-bit down counter (i.e. counts 11, 10, 01, 00, 11…). The circuit has an external input, R (RESTART), that when ‘1’ should force the counter back to the 11 state no matter what the current state is. As long as R stays ‘1’, the counter should stay in the 11 state. The circuit should also have one output Z. Z=1 when in the 00 state and Z = 0 otherwise.

Let us use 4 states:

- **S3** (initial state on reset)  The count should be \(11_2 = 3_{10}\)
- **S2**  The count should be \(10_2 = 2_{10}\)
- **S1**  The count should be \(01_2 = 1_{10}\)
- **S0**  The count should be \(00_2 = 0_{10}\)

a.) Complete the state diagram below by filling in all necessary transitions and the values of Z.

b.) What is the minimum number of flip-flops required to implement this state machine?

2 Flip Flops

c.) Complete the state transition/output table given below. (Note: We have provided the state assignment already). We have ordered the states in such a way to use gray code ordering, so take care when translating your state diagram to the transition/output table.

<table>
<thead>
<tr>
<th>Current State</th>
<th>Q1Q0</th>
<th>Next State</th>
<th>R=0</th>
<th>Q1<em>Q0</em></th>
<th>R=1</th>
<th>Q1<em>Q0</em></th>
<th>Output</th>
</tr>
</thead>
<tbody>
<tr>
<td>State</td>
<td></td>
<td>Q1<em>Q0</em></td>
<td>State</td>
<td></td>
<td>State</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S0</td>
<td>0 0</td>
<td>S3</td>
<td>1 1</td>
<td>S3</td>
<td>1 1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>S1</td>
<td>0 1</td>
<td>S0</td>
<td>0 0</td>
<td>S3</td>
<td>1 1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>S3</td>
<td>1 1</td>
<td>S2</td>
<td>1 0</td>
<td>S3</td>
<td>1 1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>S2</td>
<td>1 0</td>
<td>S1</td>
<td>0 1</td>
<td>S3</td>
<td>1 1</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>
d.) Assume we will implement our circuit using D Flip-Flops. Use the K-Maps below to find minimal expressions for D1, D0, and Z.

\[
\begin{align*}
\text{D}_1 & = R + Q_1'Q_0' + Q_1Q_0 \\
\text{D}_0 & = R + Q_0' \\
\text{Z} & = Q_1'Q_0'
\end{align*}
\]

e.) Show how to implement the initial state (power-on/reset state) by connecting the PRE (PRESET) and CLR inputs of the FF’s appropriately. Assume the signal /RESET is available to you. You do not need to implement the next-state or output-function logic.
f.) Using your design above draw the waveform for the sequence of states that the machine will go through and what the output will be for the given input sequence of X. Remember you are using positive edge-triggered devices.

5. True / False
   a.) A 4-to-1 multiplexer requires at least 4 select lines: true / false
      \textbf{FALSE}
   b.) 3 separate 2-to-1 muxes can be used to build a single 4-to-1 mux: true / false
      \textbf{TRUE}
   c.) 5 flip-flops are required to implement a state machine with 5 states: true / false
      \textbf{FALSE}
   d.) In binary, performing X-Y can be performed by adding X to the 2’s complement of Y: true / false
      \textbf{TRUE}
6. Design a circuit takes a 2-bit, unsigned number $A = (A_1A_0)$ and a 1-bit, unsigned number $B = (B_0)$ as input and produces the output $C = A - B$ represented in the 2's complement system. (25 pts.)

a.) Complete the block diagram of this circuit by showing and labeling the inputs and outputs. Think how many output bits are required. (2 pts.)

```
<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>B0</th>
<th>C2</th>
<th>C1</th>
<th>C0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

b.) Write out a truth table for this circuit. (8 pts.)

```

C2 = $A_1'A_0'B_0$

C1 = $A_1'A_0'B_0 + A_1A_0 + A_1B_0'$

C2 = $A_0B_0' + A_0'B_0$

c.) Find the minimal SOP expression for each bit of output by using the 3 K-Maps furnished below. Make sure to add the variable labels for the axes of each K-Map and add your gray code. Clearly indicate the minimal expressions you find for each output. (12 pts.)