

Unit 16

Computer Organization Design of a Simple Processor

INSTRUCTION SET OVERVIEW

Instruction Set Overview

- The instruction set defines the _____ interface to the _____ and memory system
- Most processors define their own _____ instruction set unless they are trying to be compatible with some other vendor
 - Which means code compiled for one processor will _____ on another
- Instruction set is the _____ the HW processor can understand and the SW is composed with
 - Usually the compiler is the one that translates the high level software into the 1s and 0s (aka _____) that control the processor

Components of the Instruction Set

- Instruction sets specify...
 - Maximum bit widths for _____ and _____
 - 8-, 16-, 32- or 64-bit
 - Which instructions are implemented
 - ADD, NEGate, SUB, MUL
 - How many _____ the processor provides to instructions
 - Usually 16 to 64
 - How each instruction is _____ binary (aka "machine code")

Instruction Set Architecture (ISA)


- 2 instruction set approaches
 - _____ = _____ instruction set computer
 - Large, rich set of instructions (vocabulary)
 - Useful when programmers actually wrote _____
 - More work per instruction, slower clock cycle
 - _____ = _____ instruction set computer
 - Small, basic, but *sufficient* instruction set (vocabulary)
 - With maturation of _____, manual programming at assembly level is more rare
 - Less work per instruction, faster clock cycle
 - Usually a simple and small set of instructions with regular format facilitates building faster processors

Kinds of Instructions

- Most assembly/machine instructions fall into one of **three** categories
- _____
 - Example: ADD r1, r2, r3 // r1 = r2 + r3
- _____ **(to and from memory)**
 - Example: LOAD r1, addr // set register 1 to the value in mem. at addr
- _____
 - Example: JUMP addr // Go to instruction in mem. at addr
- Notice that each instruction has predefined interpretation of the operands
 - LOAD r1, addr // interprets 1st operand as a register number and 2nd as an address
 - The interpretation of the meaning of the operand is part of the instruction set and known as "addressing modes"

Operands

- Addressing modes refers to how an instruction specifies **where** the operands are
- Can be in a
 - _____,
 - _____, or a
 - _____ that is part of the instruction itself (aka. _____ value)
- Most RISC processors: All data operands for arithmetic/logic instructions must be in a **register**
 - This allows the hardware to be simpler and faster



DESIGN OF A SIMPLE INSTRUCTIONS SET AND PROCESSOR

Defining the Machine Code

- Machine code refers to the _____ representation of each instruction.
- We first need to define the actual opcodes so we can translate the assembly you wrote on the previous slide into binary for the hardware to execute
- Before we do that, let's consider the hardware design as this will help us choose appropriate opcodes

Arithmetic and Logic Unit


- Let's use the ALU we designed in a previous unit...

We will design what is inside this block.

We just made up these code assignments and the various operations. Remember, we definitely need to support ADD, SUB, AND, and CLR (R=0).

F[2:0]	Op./Result
000	R = X + Y
001	R = X - Y
010	R = X
011	R = Y - X
100	R = X & Y
101	Unused
110	R = 0
111	Unused


Completed ALU



Control Logic

R	FS[2:0]	S0	S1	S2	Ci	S3
X+Y	000	0	0	0	0	0
X-Y	001	0	0	1	1	0
X	010	0	1	0	0	0
Y-X	011	1	0	0	1	0
X & Y	100	0	0	0	d	1
unused	101	d	d	d	d	d
0	110	d	1	0	d	1
unused	111	d	d	d	d	d

- $S_0 = F_1 \cdot F_0$
- $S_1 = F_1 \cdot F_0'$
- $S_2 = F_1' \cdot F_0$
- $C_i = F_0$
- $S_3 = F_2$




Defining the Machine Code Format

- Using the ALU design can you suggest opcodes for the various instructions?
 - The accumulator (ACC) will be connected to the result of the ALU
 - But should the ACC be connected to the X or Y input of the ALU?
 - Important: We achieve Load by passing `__` through the ALU to the ACC, so we need the constant to come in on X (so `__` cannot)

Instruction Set Summary

- ADD k (ACC += k)
- SUB k (ACC -= k)
- AND k (ACC &= k)
- LOAD k (ACC = k)
- CLR (ACC = 0)
- OUT (OUT = ACC)




F[2:0]	Op./Result
000	R = X + Y
001	R = X - Y
010	R = X
011	R = Y - X
100	R = X & Y
101	Unused
110	R = 0
111	Unused

Instruc.	OPCODE	Op./Result
	000	
	001	
	010	
	011	
	100	
	101	
	110	
	111	

Assembler

- Now translate the assembly you found from a few slides back to machine code and show it as 2 hex digits per instruction
- The "high-level" code was $(7 - 4 + 6) \& 3$
- "Compile" it to an appropriate instruction sequence (i.e. assembly)
 - CLR =
 - ADD 7 =
 - SUB 4 =
 - ADD 6 =
 - AND 3 =


Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C
OUT	001	OUT = ACC
LOAD	010	ACC = C
SUB	011	ACC = ACC - C
AND	100	ACC = ACC & C
-	101	Unused
CLR	110	ACC = 0
-	111	Unused




Chosen Instruction Format

Processor Datapath

- Now let's consider the processor data path



Sample Execution of SUB 11




A Problem

- Write assembly for:
 - $((7 \& 3) + (6 \& 5))$

A Solution


- Let's modify our processor as follows:
 - Add _____ for temporary storage: _____
 - Could add more but we'll keep it simple
 - A new instruction to save the _____ to a register:
 - SAVE Rx (_____)
 - Update ALU instructions to be able to specify a _____ rather than just a constant
 - ADD Rx (ACC = ACC + Rx)
 - SUB Rx (ACC = ACC - Rx)
 - AND Rx (ACC = ACC & Rx)
 - LOAD Rx (ACC = Rx)
 - Update the instruction format to use the leftover bit to indicate whether the operand is a constant or should come from a register



Updated Assembly


- Write assembly for:
 - $((7 \& 3) + (6 \& 5))$
- New assembly & machine code

Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C/R
OUT	001	OUT = ACC
LOAD	010	ACC = X
SUB	011	ACC = ACC - C/R
AND	100	ACC = ACC & C/R
-	101	Unused
CLR	110	ACC = 0
SAVE Rx	111	Rx = ACC



New Instruction Format

Updated Processor Datapath




Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C/R
OUT	001	OUT = ACC
LOAD	010	ACC = X
SUB	011	ACC = ACC - C/R
AND	100	ACC = ACC & C/R
-	101	Unused
CLR	110	ACC = 0
SAVE Rx	111	Rx = ACC

ADDING A JUMP/CONTROL





Recall: PC and Sequential Execution

- By default, high level code and assembly instructions execute sequentially.
- The PC (Program Counter) stores the address of the instruction we will fetch next from memory
 - Sequential** execution results because the PC simply counts (0,1,2,3,...)
 - But what if we want to skip forward or backward in our code?
 - We need branch instructions



Program Flow

- We need some way to implement conditionals (if statements) and loops (for / while), which require "jumping" to non-sequential instructions
- Sometimes jumping is conditional (only if a condition is true) and other time it is unconditional (always)
- In assembly, a **jump** (aka **branch**) instruction updates the PC (program counter) so that we fetch some new instruction
 - Let us add a **jeqz** instruction (jump if ACC equals zero)



Use special instructions to jump to non-sequential locations (backward = loop, forward = conditional)


JEQZ

- We'll assign our one unused opcode for the new jump instruction, **jeqz**
 - We will use the lower 5 bits of the instruction for the new PC value
- Description: Jump to a new PC value IF the accumulator equals 0


```


if(ACC == 0)
    PC = _____ // jump
else
    PC = _____ // sequential
            
```
- Uses the result from the previous instruction (which is in the ACC) to compare to 0 (e.g. SUB 1, JEQZ npc)
- How can we achieve an unconditional jump (so that I jump for sure)

Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C/R
OUT	001	OUT = ACC
LOAD	010	ACC = C/R
SUB	011	ACC = ACC - C/R
AND	100	ACC = ACC & C/R
JEQZ	101	If ACC=0, PC = NPC
CLR	110	ACC = 0
SAVE Rx	111	Rx = ACC



JEQZ npc

Data & Control for JEQZ Instruction



Example

- Examine the C code below, implementing a loop to sum the first n=5 integers. Complete the corresponding assembly
- Tips:
 - Allocate variables to specific registers (R0, R1)
 - A statement like `x += y` requires a 3-instruction sequence:
 - LOAD x (to the ACC),
 - ADD y (to the ACC),
 - SAVE x (from ACC to x)

C Code

```

1 int s=0; // R0
2 for(i=5; i != 0; i--)
3 {
4     s += i;
5 }
6 print(s)
    
```

00:	CLR
01:	SAVE R0
02:	LOAD 5
03:	SAVE R1
04:	LOAD R1
05:	JEQZ ___
06:	_____
07:	_____
08:	_____
09:	_____
0a:	_____
0b:	_____
0c:	CLR
0d:	JEQZ ___
0e:	LOAD R0
0f:	OUT

Corresponding Assembly

OTHER INSTRUCTION SETS...

Historical Instruction Format Options

- Instruction sets limit the _____ used in an instruction due to...
 - To limit the complexity of the hardware
 - So that when an instruction is coded to binary it _____ in a certain # of bits
- Different instruction sets specify these differently
 - 3 operand instruction set (_____) -> (32-bit processors)
 - Usually all 3 operands in registers
 - Format: ADD DST, SRC1, SRC2 (DST = SRC1 + SRC2)
 - 2 operand instructions (_____)
 - Second operand doubles as source and destination
 - Format: ADD SRC1, S2/D (S2/D = SRC1 + S2/D)
 - 1 operand instructions (Low-End Embedded, Java Virtual Machine)
 - Implicit operand to every instruction usually known as the Accumulator (or ACC) register
 - Format: ADD SRC1 (ACC = ACC + SRC1)
 - 0 operand instructions / stack architecture
 - Push operands on a stack: PUSH X, PUSH Y
 - ALU operation: ADD (Implicitly adds top two items on stack: X + Y & replaces them with the sum)

General Instruction Format Issues

- Consider the high-level code
 - $F = X + Y - Z$
 - $G = A + B$
- Simple embedded computers often use single operand format
 - Smaller data size (8-bit or 16-bit machines) means limited instruction size
- Modern, high performance processors (Intel, ARM) use 2- and 3-operand formats

Three-Operand	Two-Operand	Single-Operand	Stack Arch.
ADD F,X,Y SUB F,F,Z ADD G,A,B		LOAD A ADD B STORE G	PUSH Z PUSH Y SUB PUSH X ADD POP F
(+) More natural program style (+) Smaller instruction count			(+) Smaller size to encode each instruction

MORE PRACTICE

More Practice (On Own Time)


- Write assembly for:
 - $(4 \& 14) + (5 \& 3) - (6 \& 11) + (8 \& 13)$
- Try to use as few instructions as you can

Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C/R
OUT	001	OUT = ACC
LOAD	010	ACC = X
SUB	011	ACC = ACC - C/R
AND	100	ACC = ACC & C/R
-	101	Unused
CLR	110	ACC = 0
SAVE Rx	111	Rx = ACC

7	6	5	4	3	2	1	0
Opcode (3-bits)	C/R	Constant (4-bits)					
Opcode (3-bits)	C/R	Unused (3-bits)	Reg (0/1)				

New Instruction Format

ADD 7




Instruc.	OPCODE	Op./Result
ADD	000	ACC = ACC + C/R
OUT	001	OUT = ACC
LOAD	010	ACC = X
SUB	011	ACC = ACC - C/R
AND	100	ACC = ACC & C/R
-	101	Unused
CLR	110	ACC = 0
SAVE Rx	111	Rx = ACC

7	6	5	4	3	2	1	0
Opcode (3-bits)	C/R	Constant (4-bits)					
Opcode (3-bits)	C/R	Unused (3-bits)	Reg (0/1)				

New Instruction Format

ADD R0



SAVE R1

