

USC Viterbi


Checkers / Decoders

Recall

- AND gates output '1' for only a single combination
- OR gates output '0' for only a single combination
- Inputs (inverted or non-inverted) determine which combination is checked for
- We say that gate is "checking for" or "decoding" a specific combination










OR gate decoding (checking for) combination 110





Motivation

Unit 10

Fundamental Digital Building Blocks:

Decoders & Multiplexers

- Just like there are patterns and structures that occur commonly in nature, there are several common logic structures that occur over and over again in digital circuits
 - Decoders, Multiplexers, Adders, Registers
- In addition, we design hardware using a hierarchical approach
 - We design a small component using basic logic gates (e.g. a 1-bit mux)
 - We build a large component by interconnecting many copies of the small component + a few extra gates (e.g. a 32-bit mux)
 - We build chips by interconnecting many large components (e.g. a router)
 - Each components is truly made out of many gates but the design process is faster and easier by using hierarchy
- Let's look at a few common components
 - We'll start by describing the behavior of the component and then determine what gates are inside




DECODERS



Decoders


- A decoder is a building block that:
 - Takes in an n-bit binary number as input
 - Decodes that binary number and activates the corresponding output
 - Individual outputs for input combinations





Decoder Sizes


- A decoder w/ an n-bit input has 2ⁿ outputs
 - 1 output for every combination of the n-bit input






Decoders

- A decoder is a building block that:
 - Takes a binary number as input
 - Decodes that binary number and activates the corresponding output
 - Put in 6=110, Output 6 activates ('1')
 - Put in 5=101, Output 5 activates ('1')




Exercise


Complete the design of a 2-to-4 decoder





Building Decoders









Vending Machine Example

Assuming the keypad produces a 4-bit numeric output, add logic to produce the release signals for each of the 16 vending items.









Consider any problems with this design.



Enables


- In a normal decoder, exactly one output is active at all times
- It may be undesirable to always have an active output
- We can add an extra input (called an enable) that can independently force all the outputs to their inactive values








Enables





Implementing Enables

Original 2-to-4 decoder




When E=0, force all outputs = 0

When E=1, outputs operate as they did originally




Building Large Decoders


- If you have 1 MB (2²⁰ bytes) RAM, there is a 20-to-2²⁰ decoder present in that device
- · How can we create such large decoders?
 - Through hierarchy (building-block methodology)..usually of linear chains or tree-based structures



Another Application of Decoders Memories


- All memories (RAMs, ROMs) use decoders to select the desired data given an address (each location/byte corresponds to one address combination)
- If you have a 1 MB (2²⁰ bytes) RAM, there is a 20-to-2²⁰ decoder present in that device






Larger Decoder Exercise 1


• Build a 3-to-8 decoder from 1-to-2 decoders








Larger Decoder Exercise 1a



\mathbf{A}_2	A ₁	A ₀	Active Output
0	0	0	Y ₀
0	0	1	Y ₁
0	1	0	Y ₂
0	1	1	Y ₃
	0	0	Y ₄
4	0	1	Y ₅
1	1	0	Y ₆
	1	1	Y ₇

Larger Decoder Exercise 1b




A ₂	A ₁	A ₀	Active Output
0	0	0	Y ₀
0	0	1	Y ₁
0	1	0	Y ₂
0	1	1	Y ₃
	0	0	Y_4
1	0	1	Y_5
	1	0	Y ₆
	1	1	Y_7

Decode the A₁ ...possible combos = 5-6

USC Viterbi 10.19

Larger Decoder Exercise 1c



A ₂	A ₁	A ₀	Active Output
0	0	0	Y ₀
0	0	1	Y ₁
0	1	0	Y ₂
0	1	1	Y ₃
	C	0	Y ₄
4	0	1	Y ₅
1	1	0	Y ₆
	1	1	Y ₇


General Tree Decoder Approach

- Step 1: Outputs of one stage should connect to the of the next stage
- Step 2: All decoders in a stage (level) should decode the same
 - Usually, the MSB is connected to the first stage and LSB to the last stage



Larger Decoder Exercise 2

- Different size decoders can be utilized
 - Build a 3-to-8 decoder using 1-to-2 and 2-to-4 decoders




The if..else of digital hardware

MULTIPLEXERS



Multiplexers


- Multiplexers are one of the most common digital circuits
- Anatomy: n data inputs, log₂n select bits, 1 output
- A multiplexer ("mux" for short) selects one data input and passes it to the output




S ₁	S ₀	Y
0	0	i0
0	1	i1
1	0	i2
1	1	13



Multiplexers






S ₁	S ₀	Υ
0	0	i0
0	1	i1
1	0	i2
1	1	13


As long as the select bits are 10_2 = 2, whatever bit value appears on input 2 is copied to the output, same as if we had just wired input 2 directly to the output.



Multiplexers

4-to-1 Mux






S ₁	S ₀	Υ
0	0	i0
0	1	i1
1	0	i2
1	1	13

Exercise: Build a 4-to-1 mux


 Complete the 4-to-1 mux to the right by drawing wires between the 2-to-4 decode and the AND gates






Building a Mux

- To build a mux
 - Decode the select bits and include the corresponding data input.
 - Finally OR all the first level outputs together.



Building a Mux

- To build a mux
 - Decode the select bits and include the corresponding data input.
 - Finally OR all the first level outputs together.







2-to-1 Multiplexers

• We can design and build muxes with any number of inputs (2-to-1, 5-to-1, 16-to-1, etc.)

2-to-1 Mux







S	Υ
0	i0
1	l1

Building a 2-to-1 Mux

- To build a mux
 - Decode the select bits and include the corresponding data input.
 - Finally OR all the first level outputs together.







USC Viterbi 10.31

Building Large Muxes


- When we build large muxes, the number of inputs to the gates grows too large to build them directly
- Instead, we will build larger muxes from smaller muxes
- Similar to a tournament of sports teams
 - Many teams enter and then are narrowed down to 1 winner
 - In each round winners play _____





Railroad Switch Station

Design an 8-to-1 mux with 2-to Muxes






Cascading Muxes

- Use several small muxes to build large ones
- Rules
 - 1. Arrange the muxes in stages (based on necessary number of inputs in 1st stage)
 - 2. Outputs of one stage feed to inputs of the next until only 1 final output
 - 3. All muxes in a stage connect to the same group of select bits
 - Usually, LSB connects to first stage
 - MSB connect to last stage

USC Viterbi 10.34 School of Engineering

Building a 4-to-1 Mux






Building a 4-to-1 Mux


S ₁	S ₀	Υ
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

Walk through an example:

$$S_1S_0 = 01$$




Building a 4-to-1 Mux



Walk through an example:

$$S_1S_0 = 01$$






Building a 4-to-1 Mux

S ₁	S ₀	Υ
0	0	D_0
0	1	D ₁
1	0	D_2
1	1	D_3

Walk through an example:

$$S_1S_0 = 01$$






Exercise

• Sketch how you could build a 16-to-1 mux with 4-to-1 muxes? 8-to-1 and 2-to1 muxes?



Device vs. System Labels

 When using hierarchy (i.e. building blocks) to design a circuit be sure to show both device and system labels





Exercise

Create a 3-to-1 mux using 2-to-1 muxes

- Inputs: I0, I1, I2 and select bits S1,S0

- Output: Y

S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	l ₂

10 _


l1 .

I2 _



Select-bit Ordering

• If we connect the select bits as shown to build an 8-to-1 mux. show how to label the inputs (i0-i7) so that the correct input is passed based on the binary value of S2:S0



	0.1.		OTTE
Selects			OUT
S_2	S_1	S_0	Y
0	Λ		
1	U	Λ	
0	1	U	
1	1		
0	Λ		
1	U	1	
0	1	1	
1	1		






Alternate Select Bit Ordering Example

• Given 6 inputs: **A-F**, design a 6-to-1 mux from 4- and 2-to-1 muxes that uses the following select bit combinations

S ₂	S ₁	S ₀	Υ
0	0	0	Α
0	1	0	В
0	1	1	С
1	0	0	D
1	1	0	Е
1	1	1	F



Tip 1: Whatever inputs you connect to a 4-to-1 mux, must correspond to 2 select bits that take on all combinations: 00, 01, 10, 11

Hot Water = Logic 1

Cold Water = Logic 0

(Strapped together so always one type

of water coming out)

Tip 2: For later stages, the select bit you connect must differentiate all potential options on 1 input from all the options on another (e.g. S1 differentiates A.D from B.C.E.F



Typical Logic Gate

Gates can output two values: 0 & 1


Logic '1' (Vdd = 3V or 5V), or Logic '0' (GND)

But they are ALWAYS outputting something!!!

Analogy: a sink faucet

2 possibilities: Hot ('1') or Cold ('0')

• In a real circuit, inputs cause **EITHER** a pathway from output to VDD OR VSS



Another way to multiplex

TRI-STATE GATES





Output Connections

• Can we connect the output of two logic gates together?

• _____! Possible _____ (static, low-resistance pathway from Vdd to GND)

We call this situation "





Tri-State Buffers

Transistors to allow high

voltage to

pass

Transistors to allow low

voltage to pass

Inputs

Normal digital gates can output two

Tristate buffers can output a third

values: 0 & 1


value:

1. Logic 0 = 0 volts

2. Logic 1 = 5 volts

Tri-State Buffers


- Tri-state buffers have an extra enable input
- When disabled, output is said to be at high impedance (a.k.a.
 Z)
 - High Impedance is equivalent to no connection (i.e. floating output) or an infinite resistance
 - It's like a brick wall between the output and any connection to source
- When enabled, normal buffer



Tri-State Buffers

• We use tri-state buffers to _____ one output amongst several sources


Rule: Only at a time





Tri-State Buffers

- We use tri-state buffers to share one output amongst several sources
- Rule: Only 1 buffer enabled at a time
- When 1 buffer enabled, its output overpowers the Z's (no connection) from the other gates







Communication Connections

- Multiple entities need to communicate
- We could use
 - Point-to-point connections
 - A

Separate point to point connections









Enable Polarity

- **Side note**: Some tri-states are design to pass the input (be enabled) when the enable is 0 (rather than 1)
 - A inversion bubble is shown at the enable input to indicate the "_____"
 polarity needed to enable the tristate








Bidirectional Bus

- 1 transmitter (otherwise bus contention)
- N receivers
- Each device can send (though 1 at a time) or receive





Tri-State Gates

- Advantage: don't have to know in advance how many devices will be connected together
 - Tri-State gates give us the option of connecting together the outputs of many devices without requiring a circuit to multiplex many signals into one
- Just have to make sure only one is enabled (output active) at any one time.

