# EE109: Introduction to Embedded Systems Spring 2023 - Midterm Exam 3/7/23, 7PM – 8:40PM

Γ

[Complete all the information in the box below.]

| Name:Solutions                |   |  |   |  |  |  |  |  |  |
|-------------------------------|---|--|---|--|--|--|--|--|--|
| Student ID:                   |   |  |   |  |  |  |  |  |  |
| Email:@usc.edu                |   |  |   |  |  |  |  |  |  |
| Lecture section (Circle One): |   |  |   |  |  |  |  |  |  |
| Redekopp                      | Redekopp  | Weber  | Puvvada   |  |  |  |  |  |  |
| 9:30 a.m.                     | 9:30 a.m. 11 a.m.                                       |  | 2 p.m.  |  |  |  |  |  |  |
|                               | dent ID:<br>ail:<br><b>:ture section ((</b><br>Redekopp | dent ID:@usc.e<br>ail:@usc.e<br>cture section (Circle One):<br>Redekopp Redekopp | dent ID:@usc.edu ail:@usc.edu cture section (Circle One): Redekopp Redekopp Weber |  |  |  |  |  |  |

| Ques. | Your score | Max score | Recommended<br>Time |
|-------|------------|-----------|---------------------|
| -     |            | -         | 0 min.              |
| 1     |            | 6.5       | 6 min.              |
| 2     |            | 2         | 2 min.              |
| 3     |            | 4.5       | 5 min.              |
| 4     |            | 7         | 10 min.             |
| 5     |            | 8         | 10 min.             |
| 6     |            | 12        | 15 min.             |
| 7     |            | 10        | 15 min.             |
| 8     |            | 8         | 12 min.             |
| 9     |            | 17        | 25 min.             |
| Total |            | 75        |                     |

All work MUST be on these EXAM PAGES. No Scratch work will be graded or viewed.

٦

## 1. (6.5 pts) Number Systems

1.1. Convert **153** decimal to an 8-bit unsigned binary number: \_\_\_\_**10011001**\_\_\_\_\_

153 = 128 + 16 + 8 + 1

1.2. Convert 1000111011101.110 binary to hexadecimal: \_\_\_\_11DD.C\_\_\_\_\_

0001 0001 1101 1101 . 1100

1.3. Using a **6-bit code** to represent colors would allow for how many unique colors to be represented:


#### 2. (2 pts.) Mux Behavior

The circuit to the right can be equivalently replaced with a single 2-input logic gate (e.g. **NAND, OR**, **XOR**...) with inputs: {X,Y} and output F. Identify that gate:

Equivalent gate type: \_\_**OR**\_\_\_ Truth table: XY/F: 00/0, 01/1, 10/1, 11/1

#### 3. (4.5 pts.) Decoder Behavior


Consider the three circuits below. Indicate which ones form a valid 1-to-2 decoder <u>with</u> enable. Hint: Use your knowledge of a decoder but apply DeMorgan's theorem to manipulate the circuits and verify if they do indeed implement a **valid** 1-to-2 decoder. (Circle the correct option for each circuit).



#### 4. (7 pts.) Analog Circuits

Consider the resistive circuit to the right and answer the following questions.

4.1. When SW1 and SW2 **open**, what is **V1**? \_\_\_\_\_**4**\_\_\_ V1 = 10V \* ( 2 / (2 + 3)) = 10\*(2/5)



64

4.2. When SW1 is **open** and SW2 **closed**, what is the **equivalent resistance** of all the resistors? \_\_\_\_4\_\_ ohms

Req = (2 + 3||6) = 2 + 2 = 4

4.3. When SW1 AND SW2 are closed, what is the equivalent resistance

of ALL the resistors and what is the current, i1,?

(w/ SW1 closed, we have 2 = (0 || 3 || 6) = 2 + 0 \_\_\_\_\_ ohms

ms *i1* = V/R=10/2 = 5 A

F

## 5. (8 pts.) Logic Simplification


Billy Bruin arrived at what he believes is a **minimal, POS equation** for a function, F, that he desired to implement. The equation he found was:

$$F(w, x, y, z) = (w + x + \overline{y} + z)(\overline{x} + z)(\overline{w} + z)$$

To prove or disprove that Billy Bruin's equation truly is a minimal, POS implementation, **construct a Karnaugh map in the area below** using the equation above to fill in the values. Then **group** and **translate** to show the minimal, **POS** equation yielded by your Karnaugh Map and show your answer in the blank below to see if it agrees with the equation Billy found.

# 5.1. Construct, group and translate a Karnaugh map for the given equation in the space below.

We just show where the 0's appear due to the equation above. Assume 1s in all other squares.




#### 5.2. Minimal POS equation for F that you found:

$$F = (x'+z)(w'+z)(y'+z)$$

# 6. (12 pts.) Logic Function Design


Consider a circuit which takes as input a 1-bit value A, and a 3-bit unsigned input B[2:0] (i.e. B2,B1,B0). The output of the circuit should be an unsigned value, **Z** given by the description below. Then use the K-maps to find the specified minimal expressions.



Note: If you consider the above description, a negative result is NOT possible.

**Ex. 1**: if A = 1 and B = 010 (2 decimal) then because A is 1 and B < 3,  $Z = 2^{2} + 1 = 5$  dec. **Ex. 2**: if A = 1 and B = 110 (6 decimal) then because A is 1 and  $B \ll 3$ , Z = 6 – 3 = 3 dec.

- 6.1. What is the minimum number of output bits needed for Z? \_Output Range: 0 to 7 => 3 bits\_
- 6.2. Complete the truth table for this circuit showing the Z output bits .
- 6.3. Use the Karnaugh maps to find the minimal **SOP expression for Z0** and minimal POS expression for Z1. You do not have to implement any other bits of Z.



Fill in the minimal **SOP** expression for Z0.

Z0 minimal,SOP = \_\_\_(A\*B0')+(A'\*B0)+(A\*B2'\*B1')\_\_ or \_\_(same)+(same)+(B2'\*B1'\*B0)\_\_\_ <sup>1</sup>/<sub>2</sub> credit for POS (grouping 0s): (A+B0)(A'+B2'+B0')(A'+B2'+B1')

Fill in the minimal **POS** expression for Z1.

Z1 minimal, POS = (A+B1)(B1+B0)(A'+B1'+B0')(A'+B2+B1') or (same)(same)(same)(A'+B2+B0) <sup>1</sup>/<sub>2</sub> credit for SOP (grouping 1s):


A'B1 + AB1'B0 + B2B1B0'

7. (10 pts.) Boolean Algebra: Use theorems to simplify the given equation for G to its minimal SOP representation. You need to use DeMorgan's theorem in the first step. And at some point you MUST use T8' (whenever it seems helpful). You must show what theorems you are applying at each step (though you can apply 2 or 3 theorems per step). Write neatly and circle your final answer. We <u>strongly</u> recommend you (PLEASE!!) plan your work on the scratch paper first to determine your approach but your final solution must be on this page. Singe/multi variable and DeMorgan's theorem are listed below.

| Step  | Theorem(s) or<br>Manipulation(s) Used |
|---|---------------------------------------|
| $G = \overline{A} \cdot \overline{D} + \left[ \overline{\left(A + \overline{D}\right) \cdot \left(A + \left(B \cdot \overline{C}\right)\right)} \right] + A \cdot \overline{C} \cdot \left[B \cdot D + \overline{\left(\overline{B} + D\right)}\right]$ |                                       |
| $G = \overline{A} \cdot \overline{D} + \left[ \overline{\left(A + \overline{D}\right)} + \overline{\left(A + \left(B \cdot \overline{C}\right)\right)} \right] + A \cdot \overline{C} \cdot \left[B \cdot D + B \cdot \overline{D}\right]$              | DeMorgan's Theorem                    |
| $G = \overline{A} \cdot \overline{D} + \left[\overline{A} \cdot D + \overline{A} \cdot \left(\overline{B} + C\right)\right] + A \cdot \overline{C} \cdot \left[B \cdot D + B \cdot \overline{D}\right]$   | DeMorgan's Theorem                    |
| $G = \overline{A} \cdot \overline{D} + \overline{A} \cdot D + \overline{A} \cdot (\overline{B} + C) + A \cdot \overline{C} \cdot B$   | T10                                   |
| $G = \overline{A} + \overline{A} \cdot (\overline{B} + C) + A \cdot \overline{C} \cdot B$   | T10                                   |
| $G = \left[\overline{A} + A \cdot \overline{C} \cdot B\right]$  | Т9                                    |
| $G = \left[ \left( \overline{A} + A \right) \left( \overline{A} + \overline{C} \cdot B \right) \right]$   | Т8'                                   |
| $= \left[\overline{A} + \overline{C}B\right]$   | T5/T1'                                |
|   |                                       |
|   |                                       |

| Use only the rows needed         |   |       |        |   |                       |                  |  |  |
|----------------------------------|---|-------|--------|---|-----------------------|------------------|--|--|
| Single-V                         | ariable Theorems  |       |        |   |                       |                  |  |  |
| (T1)                             | X + 0 = X   | (T1') | Х•     | 1 = X   | (Identities)          |                  |  |  |
| (T2)                             | X + 1 = 1   | (T2') | Χ•     | 0 = 0   | (Null elements)       | )                |  |  |
| (T3)                             | $\mathbf{X} + \mathbf{X} = \mathbf{X}$                        | (T3') | Χ•     | $\mathbf{X} = \mathbf{X}$                                     | (Idempotency)         |                  |  |  |
| (T4)                             | (X')' = X   |       |        |   | (Involution)          |                  |  |  |
| (T5)                             | X + X' = 1  | (T5') | Χ•     | X' = 0  | (Complement)          |                  |  |  |
| Two- and Three-Variable Theorems |   |       |        |   |                       |                  |  |  |
| (T6)                             | X + Y = Y + X   | (     | (T6')  | $X \bullet Y = Y \bullet X$                                   |                       | (Commutativity)  |  |  |
| (T7)                             | (X+Y)+Z = X+(Y+Z)   | (     | (T7')  | $(X \bullet Y) \bullet Z = X \bullet (Y \bullet Z)$           |                       | (Associativity)  |  |  |
| (T8)                             | $X \bullet (Y + Z) = X \bullet Y + X \bullet Z$               | (     | (T8')  | $X+(Y\bullet Z) = (X+Y)\bullet ($                             | X+Z)                  | (Distributivity) |  |  |
| (T9)                             | $\mathbf{X} + \mathbf{X} \bullet \mathbf{Y} = \mathbf{X}$     | (     | (T9')  | $\mathbf{X} \bullet (\mathbf{X} + \mathbf{Y}) = \mathbf{X}$   |                       | (Covering)       |  |  |
| (T10)                            | $X \bullet Y + X \bullet Y' = X$                              | (     | (T10') | $(X+Y) \bullet (X+Y') = X$                                    |                       | (Combining)      |  |  |
| (T11)                            | $X \bullet Y + X' \bullet Z + Y \bullet Z = X \bullet Y + X'$ | Ζ (   | (T11') | $(X+Y)\bullet(X'+Z)\bullet(Y+Z)$                              | $=(X+Y)\bullet(X'+Z)$ | (Consensus)      |  |  |
| DeMorgan's Theorem               |   |       |        |   |                       |                  |  |  |
|                                  | $(X \bullet Y)' = X' + Y'$                                    |       | (2     | $\mathbf{X} + \mathbf{Y})' = \mathbf{X}' \bullet \mathbf{Y}'$ | (DeMorg               | (an's)           |  |  |

8. (8 pts.) Tree Muxes. – Suppose you are given 8 data inputs: A-H that correspond to the select combinations shown in the table below. Now suppose we ONLY want to design a 5-to-1 mux to select and pass a subset of 5 of the 8 input using the select bits MS2, MS1, MS0. Billy Bruin's initial attempt to design the 5-to-1 mux is shown. However, Billy was unsure what to connect to some of the inputs and, instead, used placeholder variables: x1-x4. Assuming Billy's design follows the specification of input / select combinations in the table below and can output 5 UNIQUE inputs from the set A-H, help Billy by answering the following questions.



- 8.1. Whenever **MS1** is **0**, the select bit that will pass/connect to S0 input of the 4-to-1 mux is (circle the correct answer): <u>MS2</u> / **MS0**
- 8.2. What input(s) (or subset of inputs if many are possible), **A-H**, could correctly be connected to the input labelled **x1** (circle all that are possible):

x1: <u>A</u> <u>B</u> C D E F G H


8.3. What inputs (from the options **A-H**, **MS2**, **MS1**, and **MS0**) MUST be connected to **x2**, **x3**, and **x4**.

x2=<u>E</u> x3=<u>F</u> x4= <u>MS0</u>

8.4. Because of where Billy has connected C and H to inputs 2 and 3 of the 4-to-1 mux, which two inputs listed below cannot be connected anywhere. Or said differently, which two inputs could never be selected and passed to the output of the mux.

(Circle two): A B D E F G

9. (17 pts) State Machines - Complete the implementation of Arduino code (on this and the following page) to implement the following behavior which will require the use of state. Two circuits produce <u>4-bit unsigned numbers</u>: X[3:0] and Y[3:0] and are connected to group D as shown below. A button: A (on group C, bit 1) is connected as shown below. Two LEDs are connected: LED1 is connected to group C, bit 3 and LED2 to group C, bit 4. The state should transition based on the values of the 4-bit numbers X and Y as well as the button A as shown in the state diagram below. The buttons MUST be sampled (and state updated) every 250 ms. The LEDs should be off, blink, or be on as described in the state diagram.



- You should NOT add any other delay statements ( delay ms()) to the code.
- You may not change the structure or values of the code provided in the skeleton.
- You need not worry about debouncing.

Assume the following #includes and declarations should you want to use them.

```
1 #include <avr/io.h>
2 #include <util/delay.h> // allows for _delay_ms() function
3 #include <stdlib.h> // allows abs() - absolute value
4
5 const int A = 1; LED1 = 3, LED2 = 4;
6 enum {IDLE, XY1, DONE, LOCK};
7
```

```
8
     int main() {
9
         char state = IDLE, cnt; // state variable and 3 sec. count
10
         /* Other necessary intialization code */
         DDRC = (1 \iff LED1) | (1 \iff LED2);
•••
         PORTC |= (1 << A); // pullup resistor</pre>
         PORTD |= 0xff; // unnecessary but fine if included
11
         while(1) { // this is the only loop allowed
12
             _delay_ms(250); /* this is the ONLY delay statement allowed */
13
             char a = (_PINC_ & _(1 << A) /* or 0x02*/_); // sample the A button input
14
15
             // combined next state and output logic
16
             if( state == IDLE ) {
17
                 PORTC &= ~(1 << LED1); // or &= ~0x08 or &= 0xf7 appropriate output action
                 // or turn off both: PORTC &= ~((1 << LED1)|(1 << LED2)) or &= ~0x18 or &= 0xe7
                 if( a != 0 /* or (a) or a == (1 << A) or a == 0x02 */_ ) { state = XY1; }
18
19
             }
20
             else if (state == XY1) {
21
                 unsigned char inp = PIND;
22
                 // extract 4-bits of x and y as separate numbers that can be compared
23
                 char y = (inp & 0x ______);
                 char x = (inp >> 4 ); // or (inp >> 4) & 0x0f;
24
                 if(x >= 14){
25
26
                     state = DONE;
27
                 }
28
                 else if(abs(x-y) > 1){
29
                     state = LOCK;
30
                     cnt = _0_;
                 else {
31
32
                     PORTC ^ = (1 << LED1); // Enter operator to flip/toggle LED1
33
                 }
34
             }
35
             else if(state == DONE) {
                 PORTC |= (1 << LED1); // or 0x08; // turn on LED1 constantly</pre>
36
37
                 if( a == 0 /* or !a */) { state = IDLE; }
38
             }
             else {
39
40
                 PORTC ___ &= ~(1 << LED1); // or 0xf7 Clear the appropriate LED
41
                 cnt++;
                 if( (cnt % _2___) == _0___ )
42
                   { PORTC ^ = (1 << LED2); } // Enter operator to flip/toggle LED2</pre>
43
44
                 if(cnt == _12___){
45
                     state = IDLE;
46
             }
                 }
         } /* end while */
47
48
         return 0;
       /* end main */
49
```